This paper presents an ecient approach to path delay fault simulation. We ac celerate fault simulation by more than one order of magnitude with a new speed u p t e chnique called path hashing. An intelligent path identication method allows to deal with circuits containing two orders of magnitude more p aths than state-of-the-art tools. Using these techniques larger circuits can be handled with a reasonable amount of time and memory.
Introduction
To ensure the correct behavior of an integrated circuit, not only its static, but also its dynamic, operation has to be guaranteed. Physical defects, as well as parameter variations during the manufacturing process may aect the dynamic behavior of a circuit. The dynamic characteristics of a module under test are examined with the help of delay testing. It is a key design task to verify correct dynamic operation for given gate delay tolerance ranges.
Two fault models have been proposed to represent delay faults. The gate delay fault model [1] models at one gate a delay fault that causes violations of the circuit specication. A w eakness of the gate delay fault model is the assumption that process variations aect only individual gates. In practice, uctuations during the manufacturing process inuence entire parts of a chip or wafer. Therefore, the path delay fault model [2] has been introduced. It assumes delay faults on entire paths in a circuit. The major worry when using this fault model is the size of its fault dictionary, that may grow exponentially with the circuit depth. In this paper, we consider the path delay fault model and show h o w to deal with huge path sets.
Fault simulation is an important research topic, because its application is manifold. Smith [2] addressed the problem of path delay fault simulation rst. He introduced a sixvalued logic tailored for the robust detection of path delay faults. Fink et al. [3] developed an accelerated delay fault simulator that exploits the concept of parallel processing of patterns [4, 5] at all stages of the simulation. Furthermore, they extended the approach to non-robust detection of path delay faults and they proposed a data structure to store the tested paths. Based on these two approaches various fault simulators for combinational [6, 7] and sequential [8, 9 , 1 0 , 11] circuits have been proposed.
After the basic denitions in Section 2, the algorithm for path delay fault simulation is explained in Section 3. An improved encoding and the path hashing are presented in Sections 4 and 5. The experimental results shown in Section 6 illustrate the improvements. Section 7 concludes the paper.
Basic Denitions
A combinational circuit C can be represented by a directed, acyclic graph G = ( V;E) with nodes V and edges E. V denotes the set of signals in C. A directed edge (x; y) 2 E of G means that x is an input signal and y is an output signal of a distinct gate. It is useful for further considerations to dene the set of primary inputs P Iand the set of primary outputs P O .
A structural path P s in G is dened as an (n+1)-tuple P s = ( x 0 ; : : : ; x n ), whereby the nodes on the path are the components of the tuple. A path starts at a primary input and ends at a primary output. The set of all structural paths in C is called P S . B y c hoosing the transitions (either rising (r) or falling (f)) at the primary input and at all outputs of XOR/XNOR gates on a structural path P s , a functional path P f = ( ( x 0 ; : : : ; x n ) ; ( t 0 ; : : : ; t m )) is dened. t 0 is related to the transition at the primary input and t i (1 i m) is related to the ith of the m XOR/XNOR gates on the path counted from the primary input. P F denotes the set of all functional paths in a circuit.
Smith [2] has introduced the hardware model for delay testing. The combinational circuit under test is embedded between a block of input latches and a block of output latches. All latches are assumed to be glitchless. At timeT 1 the rst vector V 1 is loaded into the input latches. After all signals in the circuit have taken stable values, the second vector V 2 is applied at time T 2 . The logic values of the primary outputs are sampled into the output latches at time T S = T 2 + T C , where T C is the desired clock rate.
A path P f has a nominal delay d(P f ) and may h a v e a 31 st ACM/IEEE Design Automation Conference ® Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying it is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission. © 1994 ACM 0-89791-653-0/94/0006 3.50 delay fault called (P f ). P f is said to be faulty if the delay fault causes the wrong value of its primary output at time T C , e.g. d(P f ) + ( P f ) > T C . A path delay fault is called robust detected, if and only if, its detection is independent of all other delay faults in the circuit. Otherwise it is nonrobust detected. Of course, robust detection implies nonrobust detection.
Considering Path Identication an ecient method has been proposed for structural paths [10] and has been extended to functional paths [12] . Its main idea is to avoid storing a set of nodes to represent a path by using a unique number, the Path Identier (PID), instead. For every gate input a branch identier is calculated in a preprocessing step. By traversing a path and summing up all branch identiers on a path, the unique PID is found. Detailed information about this identication method can be found in [12] .
Path Delay F ault Simulation
The improvements and new techniques described in this paper are based on the robust path delay fault simulation of Smith [2] and its extension to nonrobust simulation introduced by S c h ulz et al. [6] .
Smith proposed a six valued simulation logic with the values 0s; 0p; 0 ; 1s; 1p; and 1 . Each v alue consists of the nal boolean value f0; 1g and the detectability status fs; p; g. A detectability status s indicates that a signal remains stable at its nal value, p shows that there is at least one path from a primary input that is path delay fault testable, and indicates that the detectability status of a signal is neither s nor p. The value propagation table for an OR gate and an inverter are shown in Table 1 . Analogous propagation tables can be derived for AND and XOR gates [2, 6] . _ 0s 1s 0p 1p 0 1 0s 0s 1s 0p 1p 0 1 1s 1s 1s 1s 1s 1s 1s 0p 0p 1s 0p 1 0p 1 1p 1p 1s 1 1 1 1 0 0 1s 0p 1 0 1 1 1 1s 1 1 1 1 : 0s 1s 1s 0s 0p 1p 1p 0p 0 1 1 0 Table 1: Robust propagation table for OR-and NOT-gates Schulz et al. [6] showed that it is possible to collapse the six values to four values, if only nonrobust fault detection is required. The detectability stati s and are merged to the new status p. The corresponding tables for propagating these values through an OR gate or an inverter are given in Table 2 .
Based on the propagation tables, the path delay fault simulation can be performed. It consists of four major steps.
First, the primary inputs must be initialized. The second Second, the true value simulation of the circuit is performed from the primary inputs to the primary outputs. The values of all signals in the circuit are computed according to the propagation tables.
Third, all robust (nonrobust) detected path delay faults are determined. The paths where all nodes on the path show a detectability status p are searched in a depth rst manner from the primary outputs to the primary inputs. Of course, the search starts only at primary outputs with detectability status p.
Last, the tested paths have to be stored. The path tree introduced in [6] has turned out to be time and space expensive for large path sets. We use the method of [12] t o guarantee ecient path handling.
Encoding of Logic Values
In order to guarantee ecient propagation of logic values introduced in Section 3, the calculation of the output value of a gate with given input values has to be executed as fast as possible. Each input value can be encoded in 3 bits as there are six logic values. We considered two w a ys of managing the calculation:
All three bits are integrated in a single word. To determine the output value of a gate, a table-look-up method can be used. This method has the advantage that the implementation is simple.
The three bits are in three words. To determine the output value of a gate, the words have to be combined by logic equations. This approach enables treatment of several patterns in parallel, because only one bit of a w ord is needed per pattern and the equations depend on the gate and not on the pattern. We decided to use the second approach as it turned out to be faster [3, 5] . By using an intelligent encoding, it minimizes the number of boolean operations needed to compute the output of a gate. Table 3 shows the encoding that we have c hosen to represent the logic values of a signal x; and Table 4 displays the resulting minimized logic equations for an arbitrary gate with the output y and two inputs a and b.
x Table 4 : Logic equations To get an impression of the quality of our logic equations we compare them with those of the fault simulator [3] included in DYNAMITE [13] . Table 5 Table 5 : Number of boolean operations of all gates in the benchmark circuits [14, 15, 16] , the number of boolean operations needed by D YNAMITE, and the number of boolean operations needed by our test preparation tool TIP. The bottom line compares the weighted average number of operations required by both tools. It shows that we can save about 50 % of the boolean operations.
Path Hashing
Practice shows that in most cases a single pattern is able to detect faults on multiple paths and that many detected paths have common parts. By exploiting this fact it is possible to save computation time during path delay fault To demonstrate the algorithm, Figure 1 shows a circuit after the simulation of a six-(four-)-valued test pattern. Any path represented by a dashed line from an input i x via the signal s to the outputs o y is detected by the pattern. Recalling the algorithm explained in Section 3, it is necessary to traverse every path from s to the inputs, if a path from the outputs to s is found. Assuming that there are a paths from the inputs to s and there are b paths from s to the outputs, it is necessary to handle all a b paths. Remember that every path is identied by a n umber that results from the sum of the branch identiers at every signal. Hence, the sums for the a paths segments are calculated b times. To a v oid this repetition we propose to modify the path detection algorithm as follows:
1. After performing the simulation for a pattern, an empty list is set up at all fanouts. 2. Every sum of branch identiers of a path segment from a fanout to an input whose corresponding path delay fault is detected by the pattern is inserted into the list of the fanout. 
Example
To illustrate the algorithm we h a v e prepared the example presented in Figure 2 and Figure 3 . To perform robust fault simulation, the four major steps of Section 3 have t o b e executed.
In the rst two steps we propagate the test pattern T = ( a; b; c; d) = ( 1 p; 0p; 0p; 1p) and we get the logic values Figure 2 . Path delay faults that occur on paths that are drawn in bold are detected by the test pattern. Figure 3 shows the branch identiers. In the third step all faults are identied. Starting at the output x with the sum 0 we branch to signal s and add the branch identier 1 to the sum. Since s is a fanout we store the sum. Then we branch t o a via p and add the branch identier 6 to the sum. Since a is an input the fault number 7 can be detected by this pattern. Now w e mark this fault as detected and get the rst element of the list at signal s. The value of the element is the sum of all branch identiers on the path between the fanout and the input. In the example we subtract the stored value 1 from the total sum of the path 7. Hence, we get 6 as the rst element. Continuing with the signal q we get the entry 4 at the input b and the ent r y 2 a t c . N o w all faults that can be detected on paths starting at output x are identied and we h a v e to derive the numbers of the paths beginning at the other output y. The sum is cleared; we step from y to s and add the branch identier 0 to the sum. Here we nd a not empty list. Hence we get all path identiers without further analysis. The faults with the identiers 0 + 2, 0 + 4 and 0 + 6 are detected, too. We can return to signal y.
Using this procedure we are able to obtain all identiers of paths that are detected by a pattern handling each signal only once.
Experimental Results
The path delay fault simulator was implemented in "C", integrated in our test preparation tool TIP, and tested with the help of well-known benchmark circuits [14, 15, 16] . When sequential circuits are processed, only the combinational part is considered. Several experiments were performed to get an impression of the improvements of the new techniques. As a reference the fault simulator [3] and path tree of DYNAMITE were chosen. All experimental results we present w ere measured on a DECstation 3000/500.
In our main experiment 10,000 randomly generated test patterns have been robust and nonrobust simulated. The results are summarized in Table 6 . Table 6 : Robust and nonrobust path delay fault simulation Table 6 shows that we are able to simulate large test pattern sequences in a reasonable amount of time. The second and third columns of Table 6 represent the number of robust tested paths and the CPU-time required. Columns four and ve contain the same information for nonrobust simulation. The last column displays the total time of robust and nonrobust fault simulation. The largest circuit we are able to handle is s4863 1 with 2.6 billion paths. It takes about one hundred seconds to simulate the 10,000 patterns. The number of all functional paths is given in Table 8 .
Next, we compared our simulation approach to the fault simulation included in DYNAMITE and computed the speed up we got. The results are given in Table 7 . The second and third columns of Table 7 contain the simulation times of TIP and DYNAMITE. The last column, the speed up, shows that we are on the average ten times faster than DYNAMITE, whereby the greatest speed up is 49 for circuit s38584. Of course, for the two largest circuits we can give no speed up, because the path tree cannot handle circuits of this size.
With our nal experiment w e compared the overall simulation time (simulation plus preprocessing time). We h a v e collected these times in 
Conclusion
In this paper, we presented a new encoding for the sixvalued logic and path hashing. Experimental results show that both techniques impressively accelerate the robust and nonrobust fault simulation for path delay faults. It was demonstrated that it is possible to perform a fault simulation for path delay faults for circuits with up to three billion paths.
Our future work in this area is to further optimize the simulation algorithm. Moreover, we w ant to extend it so that circuits with single scan path and sequential circuits can be processed.
